Part Number Hot Search : 
AT91SAM OZ962R 6N100F F921C106 KA222211 12N100 025AT M74HC10
Product Description
Full Text Search
 

To Download BCM8704 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  bcm8040 ? quad xaui?/cx4/lx4 1.0?3.2-gbps retimer/switch dual independent xaui cross-link application diagram ? eight independent retimer channels supporting multiple data rates from 1.0 to 3.2 gbps, including 1.06 gbps, 1.25 gbps, 2.12 gbps, 2.488 gbps, 2.5 gbps, 2.667 gbps, 3.125 gbps, and 3.1875 gbps ? multiconfigurable to support various operating modes ? eight independent 1.0- to 3.2-gbps retiming channels (single clock domain) ? dual xaui?/cx4/lx4 to xaui/cx4/lx4 retiming channels with redundancy compatible to ieee802.3?ae ? dual xaui/cx4/lx4 to xaui/cx4/lx4 retiming switch ? low power dissipation ? less than 400 mw per retiming/switch channel including i/o ? high-performance programmable receive equalization and transmit pre-emphasis ? transmit pre-emphasis for interoperability with cml serdes ? receive equalization for copper interconnects ? enhanced test capability ? full loopback, bist, 10g bert, and random ethernet packet generation ? compact 23-mm 23-mm package with no external components required ? no requirement for heat sink or airflow ? one device supports a variety of applications including gigabit ethernet, 1 and 2 fibre channel, oc-48 sonet (with/without fec), infiniband ? , 10-gbe, 10-gigabit fibre channel, or others. ? flexible architecture supports programmable configurations enabling an aggregate usable data rate of over 40 mbps. built-in redundancy mode provides high availability to support critical line side or backplane applications. the high-speed to high-speed retimer mode extends the use of longer traces on line-card designs. ? advanced 0.13 cmos process te chnology provides unparalleled performance while achieving the lowest possible power consumption. ? eases linecard designs to allow for multiple connectors or low-cost pcb materials such as fr4. ? drive pmd devices or backplane directly with no external cleanup circuit required. ? simplifies manufacturability with integrated built-in self-test (bist), full loopbacks, and programmable prbs generator/ checker. ? decreases complexity and reduces board space on multichannel linecard designs. features summary of benefits ? 1-gbe and 10-gbe lan, man, wan switches and routers ? 1, 2, or 10-gigabit fibre channel, infiniband, sonet network cards ? 40-gbps backplanes and backplane extenders ? advanced test equipment (ate) applications
overview ? phone: 949-450-8700 fax: 949-450-8710 e-mail: info@broadcom.com web: www.broadcom.com broadcom corporation 16215 alton parkway, p.o. box 57013 irvine, california 92619-7013 ? 2006 by broadcom corporation. all rights reserved. 8040-pb06-r 04/14/06 broadcom ? , the pulse logo, connecting everything ? , and the connecting everything logo are among the trademarks of broadcom corporation and/or its aff iliates in the united states, certain other countries and/or the eu. any other trademarks or trade name s mentioned are the property of their respective owners. bcm8040 block diagram the bcm8040 device integrates four independent xgxs (xgmii extender sublayer) cores leveraging broadcom?s high-performance mixed-signal design experience along with advanced 0.13 cmos process technology. this, combined this with a robust architecture offering the highest degree of flexibility, results is a highly programmable, lowest power retimer solution for network line card and backplane applications. an internal mux connects each serial channel to enable fully redundant operation. the mux enables an active serial link to be switched to the primary channel, while a protection serial link can be continuously monitored to insure its condition. if the active link fails, the protection link can be switched over through external control to ensure continued system operation. each transmitter and receiver interface supports serial transmissions rates ranging from 1 gbps to 3.2 gbps. an on-chip phase lock loop (pll) synthesizes the supplied reference clock to support the desired transmit rate, while clock and data recovery (cdr) units recover the receive rate clock for timing. the interface can support single-channel (octal) or dual-channel quad (xaui) differential cml i/o. for high-speed serial copper connections, the device incorporates both transmit pre-emphasis on the transmit channels and receive equalization on the receive channels. transmit pre-emphasis is programmable to improve the overall cable reach and compensate for electrical imperfections associated with traces and connectors. receive equalization provides optimal performance over a variety of receive interfaces. highly programmable test capabilities within the device support loopbacks using generators/checkers that provide prbs 27 to 231 patterns along with ieee802.3ae defined test patterns. a complete evaluation kit, including an evaluation board, related software, and documentation is available upon request.


▲Up To Search▲   

 
Price & Availability of BCM8704

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X